A 10b 120MS/s 0.18um CMOS Pipeline A/D Converter Based on a Supply-Insensitive CMOS Reference Circuit
نویسندگان
چکیده
This paper proposes a 10b 120MS/s ADC with a supply-insensitive current reference based on six circuit elements. The simulated reference shows a mean supply rejection of 1.1%/V between 1.6V and 2.0V. The measured ADC demonstrates a differential non-linearity of 0.18LSB and a dynamic performance of 9 effective numbers of bits.
منابع مشابه
A Circuit-Shared Double-Channel Low-Power 10b 170MS/s 0.18um CMOS ADC
This work proposes a 10b 170MS/s 0.18um CMOS pipeline ADC based on a double-channel op-amp sharing scheme to minimize power consumption. All the amplifiers of the ADC are continuously processing dual-channel signals regardless of clock phases. The measured differential and integral nonlinearities of the ADC are less than 0.31LSB and 0.72LSB. The prototype ADC with an active die area of 1.28mm s...
متن کاملA 70 Ms / s 110 mW 8 - b CMOS folding and interpolating A / D converter
A CMOS analog to digital converter based on the folding and interpolating technique is presented. This technique is successfully applied in bipolar A/D converters and now also becomes available in CMOS technology. The analog bandwidth of the A/D converter is increased by using a transresistance amplifier at the outputs of the folding amplifiers and, due to careful circuit design, the comparator...
متن کاملPapers S / s 110 - mW 8 - b CM g and Interpolating A / D Converter
A CMOS analog to digital converter based on the folding and interpolating technique is presented. This technique is successfully applied in bipolar A/D converters and now also becomes available in CMOS technology. The analog bandwidth of the A/D converter is increased by using a transresistance amplifier at the outputs of the folding amplifiers and, due to careful circuit design, the comparator...
متن کاملA 70 Ms / s 110 mW 8 - b CMOS folding and interpolating
A CMOS analog to digital converter based on the folding and interpolating technique is presented. This technique is successfully applied in bipolar A/D converters and now also becomes available in CMOS technology. The analog bandwidth of the A/D converter is increased by using a transresistance amplifier at the outputs of the folding amplifiers and, due to careful circuit design, the comparator...
متن کاملA 10-bit, 20-MS/s, 35-mW Pipeline A/D Converter
This paper describes a 10-bit, 20-MS/s pipeline A/D converter implemented in 1.2-μm CMOS technology which achieves a power dissipation of 35 mW at full speed operation. Circuit techniques used to achieve this level of power dissipation include operation on a 3.3 V power supply, optimum scaling of capacitor values through the pipeline, and digital correction to allow the use of dynamic comparato...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008